This paper studies the importance of the different contributions to the power of telecom ASICs, comparing results for 0 . 5~ and 0.7~ designs. As a result, library development, in particular for RAMS, is identified as a key challenge to obtain low-power ASICs.
Introductioin
Recently, the cooling problems of statwf-the art ICs and the boom of battery-operated electronics have caused a large interest in power-reduction techniques. In the literature, the main focus is the reduction of the E-product of the outputs of the logic gates, where f is the product of the dock period and the probability of having a rising transition at the node, and C its load capacitance.
In contrast, our approach was to start with an analysis of the relative importance of the different contributions (logic gates, clock, RAM, I/O). In the past, we carried out such an analysis for a set of 0 . 7~ ICs that was designed at Alcatel-Bell. Surprisingly, it appeared that the most important contribution was due to the clock circuitry inside the flipcflops. As a result, we developed a synchronous gated-clock strategy that enabled an impressive power reduction, while retaining the easiness and safety of synchronous design 131.
However, the ratios between the different contributions can shift from one technology generation to another. Therefore, they must be re-evaluated on a regular basis. This paper presents data for 0.511 designs and compares the importance of the different contributions with the data for 0 . 7~ designs.
Power contributions : importance
We distinguish the following contributions : These trends are discussed in the next two sections. the power is dominated by the RAM power. the remaining power is for a large fraction related to the clocking of the circuit.
RAM power
A telecom ASIC is typically processing a dataflow, as shown in Figure 3 . RAM is present mainly for 2 purposes : 0 store status information for the processing blocks. 0 acts as dah buffers between the processing blocks. As a result, a telecom ASIC often contains a lot of relatively small RAMs. As illustrated in figures 1 and 2, our experiments lead to the conclusion that in a 0 . 5~ telecom ASIC., the RAM power has become the dominating power contribution. This is due to 2 factors :
0
The high density of a 0.511 technology allows to implement complete systems on a single chip, integrating in particular large amounts of RAMS onchip. In the past, only small RAMs were implemented on-chip. Medium and large-size RAMs were implemented using standard components. At that time, the RAM power figures were characteristics of standard components. In contrast, they have now become very important characteristics of a silicon technology (and library offering).In fact, the contribution of the RAM to the power of the 0 . 7~ implementation of the 0 . 5~ device considered in Figures 1 and 2 is significantly higher than the contribution of the RAM we observed in real 0 . 7~ ASICs that were designed in the past at Alcatel-B ell. 
Power due to clocking
The second major power contribution is due to the clocking of the circuit. Particularly in telecom ASICs, this contribution is large with respect to the power of the combinational logic:, because only a fraction of the logic is active every cycle of the clock period. The remainder of the logic is onRy active for a few cycles per dataframe of x-bytes, oc when a specific error condition occurs, or when the on-board controller issues a command to the ASIC.
Directions to reduce the clock-related power are : 0 activate a block only when it is needed, and at that moment cloclk it at the minimum possible clock frequency.
use clocktree synthesis to minimize the clockrouting capacitance. limit the power due to the nodes inside the flipflops that are as active as the clock (cf. Figure 6 ). this can be done using a synchronous gated-clock strategy [3] or by a clever library development that reduces the capacitances that are as active as the clock. 
